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Semiconducting colloidal nanocrystals (NCs) demonstrate strong size dependency of their optical and electronic properties due to the quantum confi nement of the electronic wavefunctions. [ 1 , 2 ] Therefore they are promising candidates for fabrication of thin-fi lm-based "eco-friendly" compact and power-effi cient optoelectronic devices. Their colloidal nature make them ideal for solution-process fabrication. Lead-sulfi de (PbS) NCs are one of the rising material stars especially because of their application in solar cells, [3] [4] [5] photodetectors, [6] [7] [8] as well as light-emitting devices in the near-infrared region. [ 9 ] While the PbS NCs-based solar cell research has shown promise to achieve high power conversion effi ciency, there is still a lack of understanding on the fundamental mechanism of the charge carrier transport in the assembly of these materials. Recently, there have been reports suggesting that charge carrier transport in PbS NC photovoltaic devices might have a delocalized band-like transport character despite the isolated nature of the nanocrystals. [ 4 ] However, these fi ndings derived from spectroscopic studies and from the fi tting of the mobility from low temperature I-V characteristics of photovoltaic cells, [ 4 , 10 ] therefore the data need to be confi rmed by more robust transport measurements, such as those performed in a fi eld-effect transistor confi guration.
PbS NCs are still rarely used for transistor-based applications. The reason is that charge carrier mobility values in thin fi lms of NCs are still low in comparison to their bulk material, as well as in respect to recently emerged competing solutionprocessed organic semiconductors. [ 11 , 12 ] The molecular ligands that make NCs soluble in organic solvents behave as insulators and suppress the charge carrier transport in NC fi lms. Most efforts to increase charge mobility in nanocrystal fi lms consist in replacing the insulating ligands with shorter ones. [ 3 , 13-15 ] Furthermore, several chemical post-deposition treatments have been reported to vary doping levels or to fi ll charge carrier traps in already assembled NC fi lms. [ 16 , 17 ] These techniques enhance the mobility of one charge carrier type, but suppress the other. Therefore, despite these chemical treatments, the performances reported until now are still low, with the highest mobility being in the order of 10 − 1 cm 2 V − 1 s − 1 for electron. [ 18 ] Not enough efforts have been made to improve both charge carrier mobilities in nanocrystal thin fi lms, by exploiting the nature of the transistor as an interfacial device.
In this communication, we report ambipolar fi eld-effect transistors of PbS nanocrystals with very high mobility values for both charge carriers. A systematic investigation of charge carrier transport has been carried out in order to optimize the device performance. The strategy to improve charge carrier injection and to increase the density of the accumulated charge carrier has been implemented as following. Firstly, the best molecule for the ligand exchange treatment has been selected; secondly, the carrier mobility dependency on the number of percolation paths in the nanocrystal fi lm is evaluated. Then, the infl uence of the metal electrode confi guration on the injection properties of holes and electron has been investigated, taking in account of its position relatively to the gate dielectric. Finally, an electric-double-layer (EDL) gate of ionic-liquid-based ion gel is used in order to induce very high accumulation of charge carriers. The EDL gate technique using ionic liquid has been known to promote many fi eld-induced phase transitions, since the probed properties of the material became more intrinsic and charge traps related with device structure are suppressed. [19] [20] [21] This communication marks the fi rst time ionicliquid-based ion gel is used for PbS nanocrystal transistors. The combination of device structure optimization and use of the EDL gating is found to increase charge carrier mobilities in PbS NC transistors by almost 5 orders of magnitude, reaching 1.91 cm 2 V − 1 s − 1 at 1.5 V driving voltage for electron mobility and 0.15 cm 2 V − 1 s − 1 for hole mobility.
The ambipolar FETs are fabricated using the layer-by-layer (LbL) sequential spin-coating technique ( Figure 1 a) . To replace the native oleic acid (OA) ligand, a ligand exchange procedure is performed after the deposition of each layer. This process allows, at the same time, the cross-linking of the NC fi lm, making it possible the deposition of the next layer. [ 4 ] For the fabrication of all FETs described in this work, PbS NCs with absorption peak of λ = 1104 nm, energy gap E g = 1.12 eV and a diameter d = 3.6 nm (Figure 1 b) are used, Three different molecular ligands were tested, namely benzenedithiol (BDT), ethanedithiol (EDT), and 3-mercaptoprepionic acids (3MPA). BDT molecules have been shown to be effective in crosslinking PbS NCs due to the two symmetric thiol end groups. Solar cells fabricated using BDT-crosslinked PbS NCs have demonstrated high effi ciency and the signature of band-like transport. [ 3 , 4 ] The shorter EDT molecule also has two thiol-anchoring-groups
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and recently has been used to realize ambipolar FET of PbS NCs. [ 22 ] The carboxylate group at one end of 3MPA has been shown to have affi nity for the surface of the PbS NCs. [ 23 ] Nevertheless, the effect of these three ligands on the performance of PbS NC-based fi eld effect transistors has never been directly compared. [ 3 , 22 , 23 ] At fi rst we compared PbS NC thin fi lm transistors (Figure 1 c) treated with the three different ligands (BDT, EDT, and 3MPA) described above. Figure 1 d shows the I D -V G transfer characteristics of the ambipolar FETs fabricated with 5-monolayer PbS NC fi lms with different molecular ligands. All the devices exhibited ambipolar transport characteristics. However, different tendencies in charge carrier accumulation are observed. BDT-treated transistors shows the lowest drain current and the electron accumulation is better than the hole accumulation. Instead, weaker electron accumulation is obtained in EDTtreated device, although this device displays a much higher drain current than the BDT-treated device. 3MPA treatment provides a more balanced hole and electron accumulation with the highest drain current level and the lowest on/off ratio.
Quantitatively, charge carrier mobilities were obtained from the linear regime of the transport characteristics of the transistors using the following formula:
BDT-treated PbS fi lm reveal mobility values as high as 3. s − 1 , is higher than the value reported for EDT-treated PbS NC transistor using a PEO/LiClO 4 polyelectrolyte gel gate. [ 23 ] Since a polyelectrolyte gel gate accumulates much higher carrier density than conventional SiO 2 gate by fi lling the available traps, we attributed the higher value of electron mobility to either the better quality of the nanocrystal or the air-free layer-by-layer deposition process that allows a lower trap density in the NC fi lm. 3MPA-treated PbS transistors reveals better ambipolar transport in comparison to the devices treated with either BDT or EDT. μ h and μ e up to 2.7 × 10 − 3 cm 2 V − 1 s − 1 and 1.4 × 10 − 2 cm 2 V − 1 s − 1 are obtained, respectively. To our knowledge, these mobility values are the highest reported for 3MPA-treated PbS NC transistors. These values are achieved in transistors made on a SiO 2 dielectric, without any further surface treatment of either the dielectric [ 23 , 24 ] or the NCs. [ 13 ] Therefore, we use the 3MPA-treated PbS NC ambipolar FET as a model system to improve the performance by modifying the structure of the device. Field-effect transistors are interfacial devices, in which the semiconductor/insulator interface plays a substantial role in the charge transport and the semiconductor/metal-electrode interface infl uences the charge injection. Thus, in addition to the properties of the semiconducting channel material, the confi guration of the transistor will determine the device performance. Most of the reported NC FETs used a coplanar bottomgate bottom-contact (BG/BC) confi guration ( Figure 2 a) , since their fabrication process is straightforward. [ 10,15 , 25 ] Except for few exceptions, [ 22 ] there have been no systematic studies on NC FET performance with different device architectures. Therefore, we compared the performance of the ambipolar FETs made with 3MPA-treated PbS NCs in bottom-gate bottom-contact (BG/BC) to the one of the same fi lm in staggered bottomgate top-contact (BG/TC) confi guration (Figure 2 b) . Since the capacitance of the oxide dielectric and their surface cleaning treatment were identical for both device structures, we consider that the difference in the V Th values is mostly infl uenced by the position of the contact electrodes rather than by the semiconductor/insulator interface properties. It is known in organic FETs that coplanar electrode confi guration becomes more resistive when higher gate voltage is applied. Moreover, carrier injection by staggered electrodes is not contact limited. [26] [27] [28] [29] In this study, the electron transport in SiO 2 -gated ambipolar FETs suffers of higher V Th in comparison with the hole transport, because of the infl uence of the hydroxyl-groups which trap electrons. Consequently, higher gate voltage is necessary to have consistent electron transport. However, this high gate voltage makes the transistor to enter in a regime where contact-limited carrier injection occurs. The staggered electrode confi guration leads to a minimum value of contact resistance at higher gate voltage, resulting in a lower V Th for electron accumulation. Meanwhile, the V Th value for hole accumulation was already low, even in the coplanar confi guration, so an application of a high gate voltage is not necessary. The staggered confi guration consequently does not give any signifi cant difference around the regime where the hole accumulation starts. Nevertheless, the staggered device confi guration is more benefi cial for ambipolar transistors since it allows lower V Th for the charge carrier type, electron, which is more likely to be trapped. [ 30 ] Another advantage in using the BG/TC transistor confi guration is the possibility to investigate the infl uence of the number of NC monolayers on the transport properties of the fi lm. In the BG/BC confi guration, it is Therefore, we extract the values of charge carrier mobilities from the linear regime using Equation 1 , as well as from the saturation regime using the following formula,
The thickness-dependent charge carrier mobility values for holes and electrons extracted from both linear and saturation regimes are shown in Figure 3 c. Varying the number of NC layers, the values of charge carrier mobility increases. The value of the mobility in the devices with 10 MLs of NCs is more than twice the one of the device with only 2 MLs of NCs. This carrier mobility enhancement indicates that charge carrier transport in NC fi lms is highly infl uenced by the number of percolation paths, which is proportional to the fi lm thickness. The increase in the carrier mobility values starts to saturate after 7 MLs at around 5.8 × 10 − 3 cm 2 V − 1 s − 1 and 6.2 × 10 − 2 cm 2 V − 1 s − 1 for holes and electron, respectively. These results are in good agreement with most reports on organic thin-fi lm transistor devices, [ 31 , 32 ] in which the fi rst 5-10 molecular monolayers have the biggest infl uence in forming the effective charge transport percolation path.
The last effort made towards the optimization of PbS based FET is the utilization of an EDL gate. Despite the interesting results obtained by using the BG/TC device confi guration, the value of voltage that need to be applied to reach the saturation is still too high in the perspective of practical applications. The EDL technique allows to reach high carrier mobility by applying very low voltage.
Ion Ambipolar transport characteristics are observed in the PbS NC ion-gel-gated transistor with clear carrier accumulation mode (both for the linear and saturation regime) by applying a the morphology of PbS NC fi lm deposited on the untreated SiO 2 surface and cross-linked using 3MPA molecules. The fi lm consist of two monolayers of NC assembly, where the second monolayer is fi lling the cracks resulting from the fi rst ligand exchange process. The average thickness of the fi lm is 9.8 nm, which is in agreement with its composition: two monolayers of NCs with 3.6 nm diameter and the surrounding ligands (3MPA molecular length = 0.6 nm). The AFM image shows that the 3MPA treated PbS fi lm is homogeneous and crack free, and therefore suitable for devices fabrication. achieved. These mobility values are more than two orders of magnitude higher than those obtained from the conventional SiO 2 -gated device in the identical structure. To our knowledge, these values are among the highest reported for solution-processed PbS nanocrystal transistors and they are particularly remarkable since no high temperature annealing/sintering treatments ( ≥ 200 ° C) [ 10 , 37 ] were performed.
In conclusion, we have successfully improved the charge carrier mobilities in ambipolar FET of PbS NCs as much as 5 order of magnitudes by combining a systematic approach to optimize the selection of coupling ligand molecules and the device structure. The use of ion gel gating allows fi lling the charge carrier traps, resulting in an improvement of the on/ off ratio of the device while operating it at very low driving 
Experimental Section
Device fabrication : All device fabrication and measurements were performed inside an N 2 -fi lled glovebox. The transistors were fabricated by a layer-by-layer (LbL) sequential spin-coating technique with ligand exchange process performed on each layer. For each layer, 5 mg/mL solution of PbS in chloroform were spin-coated at 4000 rpm, to form a single monolayer fi lm of the nanocrystals. Subsequently, the PbS fi lm was soaked in a solution of the different ligands (3-mercaptoprepionic acid (Sigma Aldrich), benzenedithiol (TCI), ethanedithiol (Sigma Aldrich)) in methanol for 30 s to replace the insulating oleic acid. The substrate was then spin-dried at 4000 rpm to remove the residual solution. The morphology of the fi lms was determined by tapping mode AFM.
For the bottom gate bottom contact transistor (BG/BC) confi guration, we used 230 nm SiO 2 /Si wafer with lithographically patterned interdigitated electrodes (30 nm Au), on which the PbS nanocrystal fi lm was deposited. The channel length of these FET devices was 20 μ m and their channel width was 10 mm. For bottom-gate top-contact (BG/TC) confi guration, 30 nm Au was evaporated through shadow mask on the PbS nanocrystal fi lm deposited on 230 nm SiO 2 /Si wafer. The channel width of these BG/TC devices was 10 mm with channel length of 100 μ m. The channel dimension of the ion-gel gated FETs was identical to the one of the BG/BC transistor confi guration.
Ion gel of 1-ethyl-3-methylimidazolium bis(trifl uoromethylsulfonyl) imide ([EMIM] [TFSI]) was synthesized by dispersing the ionic liquids into polystyrene-b-polymethyl(metha)crylate-b-polystyrene block co-polymer matrix using ethyl-acetate as solvent. From the homogeneous solution, the solvent is evaporated by using a vacuum rotary evaporator in order to reach the intended gel. The ion gel is then dropped on the transistor channel and a Pt foil is used as the gate electrode.
Device measurements : Transistor measurements were performed by using a probe station inside a nitrogen-fi lled glovebox under dark conditions at room temperature. The transistor characteristics were acquired by an Agilent E5270B semiconductor parameter analyzer. The electrochemical properties of the ion gel were measured by an electrochemical impedance analyzer (Bio Logic, SP-200). The saturation behavior was observed for both holes and electrons, with no degradation. At higher V D , indications of secondary-carrier transport, i.e. electrons for p-channel operation and holes for n-channel operation,was observed. In this (ambipolar) regime, both holes and electrons are involved in the transport process, but they are travelling in opposite directions. The co-existence of electrons and holes in the channel has great potential for the realization of ambipolar lightemitting transistors. [ 33 , 34 ] Figure 4 b shows the comparison of I D -V G transfer characteristics between the ion-gel-gated transistor and the identical device when gated by SiO 2 . The on/ off ratio of the ion-gel-gated transistor is 10 4 , three orders of magnitude higher than the corresponding conventional transistor. This on/off ratio value is achieved because of the off-current decrease and and the increase of on-current. The holes and electrons subthreshold swing values are 300 mV/ decade and 110 mV/decade, respectively. These values are signifi cantly better than the values obtained in conventional PbS nanocrystal device, which are of the order of 10 V/decade. The subthreshold swing values of the ion-gel-gated transistor, in particular for electrons, are close to the ideal value of a trapless transistor, 66 mV/decade. [ 35 ] It is well known that the on/off ratio of PbS nanocrystal transistors, particularly those using 3MPA ligands, is low due to high off-current. [ 23 , 24 ] Our results show that the use of ion-gel gate of dispersed ionic liquid can effectively deplete the conduction channel of the transistors, better than the SiO 2 gate as well as of the polymer electrolyte gate. While the reason of the high "off current" in 3MPA-treated fi lms is still unknown, ion gels provide a strategy to achieve effective charge depletion due to the effective trap fi lling.
To extract the values of the charge carrier mobilities in this ion-gel gated ambipolar FET, fi rst we need to measure the capacitance-voltage characteristics of the ion gel on the PbS NC fi lms in the same conditions of the transistor. From the measurements, the V G -dependent charge carrier density ( n ) is calculated using n = (1/ e ) ∫ C · dV G , [ 36 ] where e is the elemental charge and C is the measured capacitance. We accumulated up to 0.5 × 10 14 cm − 2 at V G = ± 1.5 V for both electrons and holes. These values are more than one order of magnitude higher than the value for the accumulated charge in the corresponding conventional SiO 2 gated device, C 230 nm ≈ 15 nF cm − 2 → n(60 V) ≈ 5.63 × 10 12 cm − 2 . The density of the nanocrystal arrangement in the fi rst layer is estimated to be 6.55 × 10 12 cm − 2 by considering the hcp -like packing density of the PbS nanocrystal assembly. [ 4 ] If the accumulated charge carriers spread throughout the whole thickness (5ML) of the transistor, each nanocrystal is doped with almost two charge carriers. The carrier mobilities are calculated using:
which is derived from Ohm`s law, where n is the value of the V G -dependent carrier density. Electron mobility as high as 1.91 cm 2 V − 1 s − 1 and hole mobility up to 0.15 cm 2 V − 1 s − 1 are
